


Operational Semantics of a Weak Memory Model with Channel Communication


Daniel S. Fava
Martin Steffen
Volker Stolz




Department of informatics
University of Oslo, Norway



memory
model



channel
communication



operational
semantics

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order

```
T0
z    := 42
flag := 1
load z
```

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order

```
T0
z := 42
flag := 1
load z
```

z = ?

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order

```
T0
z   := 42
flag := 1
load z
```

$z = 42$

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order
- Informs how threads interact through shared memory

```
T0
z    := 42
flag := 1
load z
```

z = 42

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order
- Informs how threads interact through shared memory

T0		T1
z := 42		
flag := 1		load flag
load z		load z

z = 42

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order
- Informs how threads interact through shared memory

Initially $z = 0$

T0		T1
$z := 42$		
$\text{flag} := 1$		load flag
load z		load z

$z = 42$

What's a memory model?

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order
- Informs how threads interact through shared memory

Initially $z = 0$

T0		T1
<code>z := 42</code>		
<code>flag := 1</code>		<code>load flag</code>
<code>load z</code>		<code>load z</code>
<code>z = 42</code>		<code>flag = 1 \Rightarrow z = ?</code>

Sequential consistency

Memory as a shared global repository where operations appear atomic and in program order

Sequential consistency

Memory as a shared global repository where operations appear atomic and in program order

+ Simple to reason about

Initially $z = 0$

T0
z := 42
flag := 1
load z

$z = 42$

| T1
|
| load flag
| load z

flag = 1 \Rightarrow z = 42

Sequential consistency

Memory as a shared global repository where operations appear atomic and in program order

- + Simple to reason about
- Does not reflect modern hardware
- Restricts compiler optimizations

Initially $z = 0$

T0		T1
$z := 42$		
$\text{flag} := 1$		load flag
load z		load z
$z = 42$		$\text{flag} = 1 \Rightarrow z = 42$

Weak memory

Weak memory

- Relaxations to the order of memory operations

Weak memory

- Relaxations to the order of memory operations
- Motivated by efficiency (synchronize only when needed)

Weak memory

- Relaxations to the order of memory operations
- Motivated by efficiency (synchronize only when needed)
- Cognitive burden placed on the programmer

Weak memory

- Relaxations to the order of memory operations
- Motivated by efficiency (synchronize only when needed)
- Cognitive burden placed on the programmer

Initially $z = 0$

```
T0
z := 42
flag := 1
load z
```

$z = 42$

```
|
|
|
T1
load flag
load z
```

$flag = 1 \Rightarrow z \in \{0, 42\}$

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

**Our motivation is to formalize a weak memory model
operationally**

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model
operationally (intuitive)

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model

operationally, and focusing on (intuitive)
channel communication for synchronization

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model

operationally, and focusing on (intuitive)
channel communication for synchronization (novel)

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model

operationally, and focusing on (intuitive)
channel communication for synchronization (novel)

We took inspiration from the Go language

Models often described from a hardware-centric perspective

- Write buffers, caches, (pipeline) flushes, etc.

Models often described from a hardware-centric perspective

- Write buffers, caches, (pipeline) flushes, etc.

We took a “software” perspective

Models often described from a hardware-centric perspective

- Write buffers, caches, (pipeline) flushes, etc.

We took a “software” perspective

- focus on reasoning about program behavior

Models often described from a hardware-centric perspective

- Write buffers, caches, (pipeline) flushes, etc.

We took a “software” perspective

- focus on reasoning about program behavior
- account for hardware and compiler implementations

Models often described from a hardware-centric perspective

- Write buffers, caches, (pipeline) flushes, etc.

We took a “software” perspective

- focus on reasoning about program behavior
- account for hardware and compiler implementations
- but not concerned with being “implementable”

Models often described from a hardware-centric perspective

- Write buffers, caches, (pipeline) flushes, etc.

We took a “software” perspective

- focus on reasoning about program behavior
- account for hardware and compiler implementations
- but not concerned with being “implementable”

Freed us to think about a (potentially) simpler model

- *Within a single thread,*
 - *reads and writes must behave as if they executed in the order specified by the program;*

replace *thread* by *goroutine*
[Go memory model, 2014]

- *Within a single thread,*
 - *reads and writes must behave as if they executed in the order specified by the program;*
 - *reorder is allowed only when it does not change the behavior within that thread.*

replace *thread* by *goroutine*
[Go memory model, 2014]

- *Within a single thread,*
 - *reads and writes must behave as if they executed in the order specified by the program;*
 - *reorder is allowed only when it does not change the behavior within that thread.*
- *The execution order observed by one thread may differ from the order observed by another.*

replace *thread* by *goroutine*
[Go memory model, 2014]

Order and Observability

- *Within a single thread,*
 - *reads and writes must behave as if they executed in the order specified by the program;*
 - *reorder is allowed only when it does not change the behavior within that thread.*
- *The execution order observed by one thread may differ from the order observed by another.*

replace *thread* by *goroutine*
[Go memory model, 2014]

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{\text{hb}} e'$

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{\text{hb}} e'$

```
T0
z   := 42
flag := 1
```

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{\text{hb}} e'$

T0
z := 42 (A)
flag := 1 (B)

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{\text{hb}} e'$

T0
z := 42 (A)
flag := 1 (B)

$A \rightarrow_{\text{hb}} B$

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{hb} e'$

	T0		T1
z	:= 42 (A)		load flag
flag	:= 1 (B)		load z

$A \rightarrow_{hb} B$

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{\text{hb}} e'$

	T0		T1
z	:= 42 (A)		load flag (C)
flag	:= 1 (B)		load z (D)

$A \rightarrow_{\text{hb}} B$

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{\text{hb}} e'$

	T0		T1
z	:= 42 (A)		load flag (C)
flag	:= 1 (B)		load z (D)

$A \rightarrow_{\text{hb}} B$

$C \rightarrow_{\text{hb}} D$

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{\text{hb}} e'$

	T0		T1
z	:= 42 (A)		load flag (C)
flag	:= 1 (B)		load z (D)

$A \rightarrow_{\text{hb}} B$

$C \rightarrow_{\text{hb}} D$

-
-

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{\text{hb}} e'$

	T0		T1
z	:= 42 (A)		load flag (C)
flag	:= 1 (B)		load z (D)

$A \rightarrow_{\text{hb}} B$

$C \rightarrow_{\text{hb}} D$

- Just because $A \rightarrow_{\text{hb}} B$, it does not mean A occurred before B
-

Order

Happens-before relation [Lamport, 1978]

A relation on events. $e \rightarrow_{hb} e'$

	T0		T1
z	:= 42 (A)		load flag (C)
flag	:= 1 (B)		load z (D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

- Just because $A \rightarrow_{hb} B$, it does not mean A occurred before B
- Just because B occurred before C, it does not mean $B \rightarrow_{hb} C$

Order

Happens-before relation [Lampert, 1978]

A relation on events. $e \rightarrow_{hb} e'$

	T0		T1
z	:= 42 (A)		load flag (C)
flag	:= 1 (B)		load z (D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

- Just because $A \rightarrow_{hb} B$, it does not mean A occurred before B
- Just because B occurred before C, it does not mean $B \rightarrow_{hb} C$

No ordering between events of different threads

$A \rightarrow_{hb} B \wedge C \rightarrow_{hb} D \not\Rightarrow A \rightarrow_{hb} D$

Observability

Observability

Observability is defined negatively

Observability

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

- $r \rightarrow_{\text{hb}} w$

- $w \rightarrow_{\text{hb}} w' \rightarrow_{\text{hb}} r$
for some write w' to z

[Go memory model, 2014]

Observability

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

- $r \rightarrow_{\text{hb}} w$

- $w \rightarrow_{\text{hb}} w' \rightarrow_{\text{hb}} r$
for some write w' to z

[Go memory model, 2014]

```
T  
load z  
z := 42
```

Observability

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

- $r \rightarrow_{\text{hb}} w$
- $w \rightarrow_{\text{hb}} w' \rightarrow_{\text{hb}} r$
for some write w' to z

[Go memory model, 2014]

T
load z (A)
 $z := 42$ (B)

$A \rightarrow_{\text{hb}} B$

Observability

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

- $r \rightarrow_{\text{hb}} w$
- $w \rightarrow_{\text{hb}} w' \rightarrow_{\text{hb}} r$
for some write w' to z

[Go memory model, 2014]

T
load z (A)
z := 42 (B)
A \rightarrow_{hb} B

T'
z := 1
z := 2
load z

Observability

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

- $r \rightarrow_{\text{hb}} w$
- $w \rightarrow_{\text{hb}} w' \rightarrow_{\text{hb}} r$
for some write w' to z

[Go memory model, 2014]

T
load z (A)
z := 42 (B)

A \rightarrow_{hb} B

T'
z := 1 (A')
z := 2 (B')
load z (C')

A' \rightarrow_{hb} B' \rightarrow_{hb} C'

Observability

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

- $r \rightarrow_{\text{hb}} w$
- $w \rightarrow_{\text{hb}} w' \rightarrow_{\text{hb}} r$
for some write w' to z

[Go memory model, 2014]

T
load z (A)
z := 42 (B)

$A \rightarrow_{\text{hb}} B$

T'
z := 1 (A')
z := 2 (B')
load z (C')

$A' \rightarrow_{\text{hb}} B' \rightarrow_{\text{hb}} C'$

B' shadows A'

Observability

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

- $r \rightarrow_{\text{hb}} w$
- $w \rightarrow_{\text{hb}} w' \rightarrow_{\text{hb}} r$
for some write w' to z

[Go memory model, 2014]

T
load z (A)
z := 42 (B)

$A \rightarrow_{\text{hb}} B$

T'
z := 1 (A')
z := 2 (B')
load z (C')

$A' \rightarrow_{\text{hb}} B' \rightarrow_{\text{hb}} C'$

B' shadows A'

relative to a thread

Our model

Our model

Memory is a set of write events $m(z:=v)$

Our model

Memory is a set of write events $m(z:=v)$

Each thread keeps track of:

events in its past

(happened-before set)

un-observable events

(shadowed set)

Our model

Memory is a set of write events $m(z:=v)$

Each thread keeps track of:

events in its past

(happened-before set)

un-observable events

(shadowed set)

When a thread reads from memory:

Our model

Memory is a set of write events $m(z:=v)$

Each thread keeps track of:

events in its past (happened-before set)

un-observable events (shadowed set)

When a thread reads from memory:

read any write event that is not in its *shadowed set*

Our model

Memory is a set of write events $m(z:=v)$

Each thread keeps track of:

events in its past (happened-before set)

un-observable events (shadowed set)

When a thread reads from memory:

read any write event that is not in its *shadowed set*

When a thread writes to memory it update its local state:

Our model

Memory is a set of write events $m(z:=v)$

Each thread keeps track of:

events in its past (happened-before set)

un-observable events (shadowed set)

When a thread reads from memory:

read any write event that is not in its *shadowed set*

When a thread writes to memory it update its local state:

recording the write as having happened in the past

Our model

Memory is a set of write events $m(z:=v)$

Each thread keeps track of:

events in its past (happened-before set)

un-observable events (shadowed set)

When a thread reads from memory:

read any write event that is not in its *shadowed set*

When a thread writes to memory it update its local state:

recording the write as having happened in the past

recording writes that became un-observable

$p\langle\sigma, \text{let } r = \text{load } z \text{ in } t\rangle$ READ

$p\langle\sigma, \text{let } r = \text{load } z \text{ in } t\rangle \parallel m(z:=v)$ READ

$$\frac{}{p\langle\sigma, \text{let } r = \text{load } z \text{ in } t\rangle \parallel m(z:=v) \Rightarrow p\langle\sigma, \text{let } r = v \text{ in } t\rangle \parallel m(z:=v)}$$

READ

$$\sigma = (-, E_s) \quad m \notin E_s$$

READ

$$p\langle\sigma, \text{let } r = \text{load } z \text{ in } t\rangle \parallel m(z:=v)$$
$$\Rightarrow p\langle\sigma, \text{let } r = v \text{ in } t\rangle \parallel m(z:=v)$$

$p\langle\sigma, z := v; t\rangle$

WRITE

$$p\langle\sigma, z := v; t\rangle \Rightarrow p\langle\sigma', t\rangle \parallel m(z:=v)$$

WRITE

fresh(m)

WRITE

$$p\langle\sigma, z := v; t\rangle \Rightarrow p\langle\sigma', t\rangle \parallel m\{z:=v\}$$

$\sigma = (E_{hb}, E_s)$ $fresh(m)$

WRITE

 $p\langle\sigma, z := v; t\rangle \Rightarrow p\langle\sigma', t\rangle \parallel m(z:=v)$

$$\frac{\sigma = (E_{hb}, E_s) \quad \sigma' = (E_{hb} + (m, z), E_s + E_{hb}(z)) \quad \text{fresh}(m)}{p\langle \sigma, z := v; t \rangle \Rightarrow p\langle \sigma', t \rangle \parallel m\{z:=v\}} \text{WRITE}$$

Synchronization

Motivating example

Producer		Consumer	
z := 42 (A)		while (flag != 1) {}	(C)
flag := 1 (B)		load z	(D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

Producer		Consumer	
z := 42 (A)		while (flag != 1) {}	(C)
flag := 1 (B)		load z	(D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

$B \rightarrow_{hb} C$
?

Producer		Consumer	
z := 42 (A)		while (flag != 1) {}	(C)
flag := 1 (B)		load z	(D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

$B \rightarrow_{hb} C$
?

Synchronization via channel communication

Producer		Consumer	
z := 42 (A)		while (flag != 1) {} (C)	
(B)		load z (D)	

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

$B \rightarrow_{hb} C$
?

Synchronization via channel communication

Producer		Consumer	
z := 42 (A)		while (flag != 1) {}	(C)
c <- 0 (B)		load z	(D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

$B \rightarrow_{hb} C$
?

Synchronization via channel communication

Producer		Consumer	
z := 42 (A)			(C)
c <- 0 (B)		load z	(D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

$B \rightarrow_{hb} C$
?

Synchronization via channel communication

Producer		Consumer	
z := 42 (A)		<- c	(C)
c <- 0 (B)		load z	(D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

$B \rightarrow_{hb} C$
?

Synchronization via channel communication

Producer		Consumer	
z := 42 (A)		<- c	(C)
c <- 0 (B)		load z	(D)

A \rightarrow_{hb} B

C \rightarrow_{hb} D

B \rightarrow_{hb} C

Synchronization via channel communication

Producer		Consumer	
z := 42 (A)		<- c	(C)
c <- 0 (B)		load z	(D)

$A \rightarrow_{hb} B$

$C \rightarrow_{hb} D$

$B \rightarrow_{hb} C$

Synchronization via channel communication

$A \rightarrow_{hb} D$

$p(\sigma, c \leftarrow v; t) \parallel c[q]$ SEND

SEND

$$\begin{array}{l} p\langle\sigma, c \leftarrow v; t\rangle \quad \parallel \quad c[q] \quad \Rightarrow \\ p\langle\sigma', t\rangle \quad \parallel \quad c[(v, \sigma) :: q] \end{array}$$

$$\frac{\neg \text{closed}(c[q_2]) \quad \sigma' = \sigma + \sigma''}{c_b[q_1 :: \sigma''] \parallel p\langle \sigma, c \leftarrow v; t \rangle \parallel c[q_2] \Rightarrow c_b[q_1] \parallel p\langle \sigma', t \rangle \parallel c[(v, \sigma) :: q_2]} \text{SEND}$$

$p\langle\sigma, \text{let } r = \leftarrow c \text{ in } t\rangle \parallel c[q :: (v, \sigma'')]$ REC

$$\sigma' = \sigma + \sigma''$$

REC

$$\begin{array}{l} p\langle\sigma, \text{let } r = \leftarrow c \text{ in } t\rangle \quad \parallel \quad c[q :: (v, \sigma'')] \quad \Rightarrow \\ p\langle\sigma', \text{let } r = v \text{ in } t\rangle \quad \parallel \quad c[q] \end{array}$$

$$v \neq \perp \quad \sigma' = \sigma + \sigma''$$

REC

$$\begin{array}{l} c_b[q_1] \parallel p\langle \sigma, \text{let } r = \leftarrow c \text{ in } t \rangle \parallel c[q_2 :: (v, \sigma'')] \Rightarrow \\ c_b[\sigma :: q_1] \parallel p\langle \sigma', \text{let } r = v \text{ in } t \rangle \parallel c[q_2] \end{array}$$

We have seen so far,

We have seen so far,

Operational semantics of a weak memory model with channels

We have seen so far,

Operational semantics of a weak memory model with channels

- Memory is a set of write events
as opposed to a mapping of variables to values

We have seen so far,

Operational semantics of a weak memory model with channels

- Memory is a set of write events
as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*

We have seen so far,

Operational semantics of a weak memory model with channels

- Memory is a set of write events
as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*
- Order (HB) and observability (shadowing)

We have seen so far,

Operational semantics of a weak memory model with channels

- Memory is a set of write events
as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*
- Order (HB) and observability (shadowing)
 - is *thread local*

We have seen so far,

Operational semantics of a weak memory model with channels

- Memory is a set of write events
as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*
- Order (HB) and observability (shadowing)
 - is *thread local*
 - and travels on channels, implicitly

We have seen so far,

Operational semantics of a weak memory model with channels

- Memory is a set of write events
as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*
- Order (HB) and observability (shadowing)
 - is *thread local*
 - and travels on channels, implicitly

Synchronization as restriction on observability

Correctness

Relating the weak model to a sequentially consistent model

P


P

w_0


P



P




P




s_0

P




P



A property desired of weak memory models


P



A property desired of weak memory models

Sequentially consistent data-race free (SC-DRF) guarantee

P




A property desired of weak memory models

Sequentially consistent data-race free (SC-DRF) guarantee

- Allows programmers to think in terms of strong memory
- Write it once, run it everywhere
 - provided program is DRF and memory models are SC-DRF

P




A property desired of weak memory models

Sequentially consistent data-race free (SC-DRF) guarantee

- Allows programmers to think in terms of strong memory
- Write it once, run it everywhere
 - provided program is DRF and memory models are SC-DRF

$DRF(P)$



A property desired of weak memory models

Sequentially consistent data-race free (SC-DRF) guarantee

- Allows programmers to think in terms of strong memory
- Write it once, run it everywhere
 - provided program is DRF and memory models are SC-DRF

$DRF(P)$



We prove a desired property of the model

Sequentially consistent data-race free (SC-DRF) guarantee

We prove a desired property of the model

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

We prove a desired property of the model

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

$DRF(P)$

We prove a desired property of the model

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

$DRF(P)$


w_0 ————— \mathcal{R} ————— s_0

We prove a desired property of the model

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

$DRF(P)$




We prove a desired property of the model

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

$DRF(P)$




We prove a desired property of the model

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation


$DRF(P)$



**We have implemented our semantics in \mathbb{K} ,
which is an executable semantics framework**

Available on the mmGo GitHub page
<https://github.com/dfava/mmgo>


Hypothesis. We can use the semantics for data-race detection



Hypothesis. We can use the semantics for data-race detection

Current goal. To relax model by accounting for read buffers

i.e. branching on values read but not yet “resolved”



In summary,

In summary,

- week memory model

In summary,

- week memory model
- operational semantics

In summary,

- week memory model
- operational semantics
- channel communication as synchronization primitive

In summary,

- week memory model
- operational semantics
- channel communication as synchronization primitive
- proof of SC-DRF guarantee

In summary,

- week memory model
- operational semantics
- channel communication as synchronization primitive
- proof of SC-DRF guarantee
- pointer to an implementation

In summary,

- week memory model
- operational semantics
- channel communication as synchronization primitive
- proof of SC-DRF guarantee
- pointer to an implementation

Questions?

References

- Go memory model (2014). *The Go memory model*.
<https://golang.org/ref/mem>.
Version of May 31, 2014, covering Go version 1.9.1
- Lamport, L. (1978). *Time, clocks, and the ordering of events in a distributed system*.
Communications of the ACM, 21(7):558–565
- French, R. *Gopher figure by Renee French*.
<https://blog.golang.org/gopher>